

FIG. 1 is a block diagram of a system 100, including a first processor node 110, a second processor node 120, and a third processor node 130, each including a node controller 115, 125, 135, respectively, and a memory 119, 129, 139, respectively. The system 100 also includes a switching agent 140 and an input/output node 150. The first processor node 110 includes a processor 111 and a cache 113, which are connected to a bus 113. The second processor node 120 includes a processor 121 and a cache 123. The third processor node 130 includes processors 131 and 132, and caches 133 and 137, respectively. The node controllers 115, 125, 135 are connected to the processors and caches. The memories 119, 129, 139 are connected to the node controllers. The switching agent 140 includes a request manager 141, a snoop filter 145, and a memory manager 149. The input/output node 150 includes an input/output hub 151 and input/output devices 152. The system 100 also includes a switching agent 160, which includes a request manager 141', a snoop filter 145', and a memory manager 149'.




FIG. 1




Fig 2a

